

## **Key Features & Benefits**

- Input voltage range: 8 V–14 V
- Output voltage range: 0.7 V–5.5 V at 0 7 A.
- Programmable dynamic output voltage positioning for better load transient response
- Choice of 500 KHz switching for highest efficiency or 1MHz for lowest ripple noise.
- Flexible Fault Response features
- Multiple turn-on/off slew rates and delays
- Digital Filter Compensation
- Synchronous operation with other supplies
- Real time performance monitoring
- GUI based configuration for short development time.
- Small footprint SMT package: 12.5 x 22.2 x 6.5 mm.
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC60950-1

# DP7007G 7A DC-DC Intelligent dPOL

Bel Power Solutions **DP7007G** is an intelligent, fully programmable step-down point-of-load DC-DC converter integrating digital power conversion and intelligent power management. It works with the DM7300 Series Digital Power Managers (DPM) which provides for synchronizing all system Power-On-Load regulators, for an elegant, flexible, low noise power system solution.

All key parameters, sequencing, tracking, fault protection, and compensation parameters of the DP7007G are programmable via I<sup>2</sup>C based GUI. All settings can be changed by a user at any time during product development and service. Once programmed, the DPM remembers all settings and configures the DP7007G through a self-clocking single wire communication bus. FLASH memory in the DPM allows changes to be made without the need to solder or rewire the regulator.

North America +1-866.513.2839

**Asia-Pacific** +86.755.29885888

**Europe, Middle East** +353 61 225 977

tech.support@psbel.com belpowersolutions.com



## 1. ORDERING INFORMATION

DP	70	07	G	-	ZZ
PRODUCT FAMILY	SERIES	OUTPUT CURRENT	RoHS COMPLIANCE	DASH	PACKAGING OPTIONS 1
d-pwer <sup>®</sup>	Intelligent dPOL Converter	7 A	<b>G</b> - RoHS compliant for all six substances		R100 - 100pc T&R R200 - 200pc T&R Sample quantity orders have no suffix.

Example: DP7007G-R200: A 200-piece reel of RoHS compliant dPOL converters. Each dPOL converter is labelled DP7007G.

## **Reference Documents**

- DM7300 Digital Power Manager Data Sheet
- DM7300 Digital Power Manager Programming Manual
- Bel Power Solutions I<sup>2</sup>C Graphical User Interface
- DM00056-KIT USB to I<sup>2</sup>C Adapter Kit. User Manual

#### 2. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long term reliability, and cause permanent damage to the converter.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Inductor or Printed Circuit Board (PCB) Temperature	Input Voltage applied	-40	125	°C
Input Voltage	250 ms Transient		15	VDC
Output Current	(See Output Current De-rating Curves)	-6	7	ADC

#### 3. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 8 V to 14 V, output load from 0 to 7 A, ambient temperature from -40°C to 85°C. Test conditions include an output filter with 2 x 330  $\mu$ F 20 m $\Omega$  solid electrolytic, plus 1 x 22  $\mu$ F X7R ceramic output capacitors, unless otherwise noted.

#### 3.1 INPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Input voltage (V <sub>IN</sub> )		8		14	VDC
Input Current (at no load)	$V_{\text{IN}} = 14.0 \text{ V},  V_{\text{OUT}} = 3.3 \text{ V}$		50		mADC
Undervoltere Leekeut	Ramping Up	_		7.5	VDC
Undervoltage Lockout	Ramping Down	5			VDC
VLDO Input Current	Current drawn from the external low voltage supply at VLDO = 8 V		50		mADC

<sup>&</sup>lt;sup>1</sup> Packaging option is used only for ordering and not included in the part number printed on the dPOL converter label.



+1.866.513.2839 tech.support@psbel.com

belpowersolutions.com

## **3.2 OUTPUT SPECIFICATIONS**

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Voltage Range (Vout)		0.7		5.5	VDC
Output Voltage Setpoint Resolution		2.5 mV (	1 LSB)		
Output Voltage Setpoint Accuracy	2 <sup>nd</sup> Vo Loop Enabled		±(0.6% +	5 mV)	
Output Current (Iout)	VIN MIN TO VIN MAX	-5.5 <sup>2</sup>		7	ADC
Line Regulation	VIN MIN to VIN MAX		±0.3		%Vоит
Load Regulation	0 to lout MAX		±0.2		$%V_{\text{OUT}}$
Dynamic Regulation	Slew rate 1A/µs, 50 -75% load step		50		mV
Settling Time	See Output Load Transient Section		60		μS
	$V_{IN} = 8.0 \text{ V}, V_{OUT} = 0.7 \text{ V}$		10		mV
Output Valtage Beals to Beals Binds	$V_{\text{IN}}\!=8.0\;V,V_{\text{OUT}}\!=2.5\;V$		20		mV
and Noise	$V_{\text{IN}}\!=8.0\;V,V_{\text{OUT}}\!=5.5\;V$		40		mV
Scope BW = 20 MHz	$V_{IN}$ = 14 V, $V_{OUT}$ = 0.7 V		18		mV
Output Current (lour)  Vin Min to Vin Max  Load Regulation  Vin Min to Vin Max  Load Regulation  Dynamic Regulation  Peak Deviation Settling Time  Output Voltage Peak-to-Peak Ripple and Noise Scope BW = 20 MHz Full Load  Temperature Coefficient  Vin Min to Vin Max  John Max  John Min to Vin Max  Joh Min to Vin Max  John Min to Vin Max  John Min to Vin Max  John M		35		mV	
	$V_{IN} = 14 \text{ V}, V_{OUT} = 5.5 \text{ V}$		50		mV
Temperature Coefficient	$V_{IN} = 12 \text{ V}$ , $I_{OUT} = 0.5 \times I_{OUT \text{ MAX}}$		20		ppm/°C
Cuitabia a Fuanciana	Default		500		kHz
Switching Frequency	Programmable to		500 / 1000		kHz
Durby Corolo Limit	Default		90.5		%
Duty Cycle Limit	Programmable, 1.56% steps	3.125		100	%

## **3.3 PROTECTION SPECIFICATIONS**

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Overcurrent Protection					
Turno	Default	Non-Lat	tching, 130 m	s period	
Туре	Programmable	Latching/Non-Latching		ching	
Throphold	Default		132		%юит
Threshold	Programmable in 11 steps	36		132	%юит
Threshold Accuracy		-20		+20	%I <sub>OCP.SET</sub>
Output Overvoltage Protection					
Time	Default Non-Latching, 130 ms p		s period		
Туре	Programmable	Latch	Latching/Non-Latching		
Threshold	Default		130		$\%V_{\text{O.SET}}$
THESHOID	Programmable in 10% steps	110		130	$\%V_{\text{O.SET}}$
Threshold Accuracy	Measured at V <sub>O.SET</sub> = 2.5 V	-2		2	$\%V_{\text{OVP.SET}}$
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μS
Turn Off Behavior <sup>3</sup>	Default	E	Emergency Of	ff	
Turn Oil Deliaviol	Programmable to	Critical	Off / Emerge	ncy Off	

<sup>&</sup>lt;sup>2</sup> At negative (sink) output current (bus terminator mode) the efficiency of the DP7007 degrades resulting in increased internal power dissipation and switching noise. Therefore maximum allowable negative current under specific conditions is lower than the current determined from the de-rating curves shown in paragraph.

<sup>&</sup>lt;sup>3</sup> Sequenced Off: The turn-off follows the turn-off delay and slew-rate settings; Critical Off: At turn-off both low and high switches are immediately disabled; Catastrophic Off: At turn-off the high side switch is disabled and the low side switch is enabled.



Output Undervoltage Protection					
T	Default	Non-Latc	hing, 130 m	s period	
Type	Programmable	Latchi	ng/Non-Late	ching	
Theretald	Default		75		%Vo.set
Threshold	Programmable in 5% steps	75		90	%V <sub>O.SE</sub>
Threshold Accuracy	Measured at Vo.set = 2.5 V	-2		2	%V <sub>OVP.SI</sub>
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μS
Turn Off BehaviorError! Bookmark	Default	Se	equenced Of	f	
not defined.	Programmable to	Seque	nced / Critic	al Off	
Overtemperature Protection					
Туре	Default	Non-Latc	hing, 130 m	s period	
Турс	Programmable	Latchi	ng/Non-Lato	ching	
Turn Off Threshold	Temperature is increasing		120		°C
Turn On Threshold	Temperature is decreasing after the module was shut down by OTP <sup>4</sup>		110		°C
Threshold Accuracy	Shat down by OTI	-5		5	°C
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μS
Turn Off BehaviorError! Bookmark	Default	Se	equenced Of	f	
not defined.	Programmable to	Seque	nced / Critic	al Off	
Tracking Protection (when Enabled	t)				
Type	Default		Disabled		
Type	Programmable	Latching/N	Non-Latching	g, 130ms	
Threshold	Enabled during output voltage ramping up			±250	mVDC
Threshold Accuracy		-50		50	mVDC
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μS
Overtemperature Warning					
Threshold	Always enabled, reported in Status register (TW bit) <sup>5</sup>		110		°C
Threshold Accuracy	From Nominal Set Point	-5		+5	°C
Hysteresis			1.7		°C
Power Good Signal (PG pin)					
Logic	V <sub>OUT</sub> is inside the PG window		High		
209.0	V <sub>OUT</sub> is outside the PG window		Low		
Lower Threshold	Default		90		%Vo.se
Lower Threshold	Programmable in 5% steps	90		95	%Vo.se
Upper Threshold	Default		110		%Vo.se
oppor miconola	Programmable in 5% steps	105		110	%Vo.se
Threshold Accuracy	Measured at V <sub>O.SET</sub> =2.5V	-2		2	%Vo.set
PG On Delay <sup>6</sup>	Default		0		ms
1 G On Dolay	Programmable at	0,	, 10, 50, 150		1113
PG Off Delay	Default Programmable same as PG On Delay		bled when V isabled at tu		

OTP clears when Overtemp Warning (Status Register TW bit) turns off.
 Temp Warning error same sign and proportional with OTP error.
 From instant when threshold is exceeded until status of PG signal changes high



## 3.4 FEATURE SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Current Share					
Туре			Active, S	Single Line	
Maximum Number of Modules Connected in Parallel	I <sub>OUT</sub> ≥ 0			4	
Current Share Accuracy	Іоит ≥ 20% Іоит ном			±20	%Іоит
Interleave					
Interleave (Phase Shift)	Default Programmable in 22.5 steps	0	0	337.5	Degree Degree
Sequencing <sup>7</sup>	Frogrammable in 22.3 steps	0		337.3	Degree
Sequencing	Default		0		ms
Turn ON Delay	Programmable in 1ms steps	0	O	225	ms
	Default	O .	0	223	ms
Turn OFF Delay	Programmable in 1ms steps	0	O	63	ms
Tracking	1 Togrammable III Title Steps	Ŭ		00	1113
	Default		0.05		V/ms
Turn ON Slew Rate	Programmable in 8 steps	0.05	0.00	2.08	V/ms
Turn OFF Class Data	Default		-0.05		V/ms
Turn OFF Slew Rate	Programmable in 8 steps	-0.05		-2.08	V/ms
Optimal Voltage Positioning					
Load Regulation	Default		0		mV/A
Load Regulation	Programmable in 7 steps	0		2.45	mV/A
Feedback Loop Compensation					
Proportional (Kr)	Programmable	0.01		2	
Integral (Ti)	Programmable	1		100	μs
Differential (Td)	Programmable	1		100	μs
Differential Roll-Off (Tv)	Programmable	1		100	μs
Monitoring					
Voltage Monitoring Accuracy	12 Bit Resolution over 0.55.5V	-0.5		0.5	%
Current Monitoring Accuracy	20% I <sub>OUT NOM</sub> < I <sub>OUT</sub> < I <sub>OUT NOM</sub>	-20		+20	%I <sub>OUT</sub>
Temperature Monitoring Accuracy	Junction temperature of dPOL controller	-5		+5	°C
Remote Voltage Sense (+VS and	−VS pins) <sup>e</sup>				
Voltage Drop Compensation	Between +VS and VOUT			300	mV
Voltage Drop Compensation	Between -VS and PGND			100	mV

Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment. See Rising and Falling Slew Rates.
 For remote sense, it is recommended to place a 0.01-0.1μF ceramic capacitor between +VS and -VS pins as close to the dPOL converter as possible.



<sup>&</sup>lt;sup>7</sup> Timing based on SD clock and subject to tolerances of SD.

## **3.5 SIGNAL SPECIFICATIONS**

VDD         Internal supply voltage         3.15         3.3         3.45         V           Logic In Max         Pull Up Logic max safe input         VDD+.4         V           SYNC/DATA Line (SD pin)           VIIIsd         LOW level input voltage         -0.5         0.3 x VDD         V           VIIIsd         HIGH level input voltage         0.75 x VDD         VDD+.0.5         V           VIVsd         HIGH level input voltage         0.25 x VDD         0.45 x VDD         V           VIVsd         LOW level sink current @ 0.5V         14         60         mA           VIVsd         Added node capacitance         5         10         pF           Ipusd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freqsd         Clock frequency of external SD line         475         525         MT           Tysnq         Sync pulse duration         22         28         % of clock cycle cycle           Tysnyq         Sync pulse duration         20.5         0.3 x VDD         V           UL, x         LOW level input voltage         -0.5         0.3 x VDD         V           VIL, x         LOW level input voltage         -0.1 x VDD         0.3	PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
SYMC/DATA Line (SD pin)           Vilsd         LOW level input voltage         -0.5         0.3 x VDD         V           Vilsd         HIGH level input voltage         0.75 x VDD         VDD + 0.5         V           Vilyst.sd         Hysteresis of input Schmitt rigger         0.25 x VDD         0.45 x VDD         V           Vol.         LOW level sink current @ 0.5V         14         60         mA           Trsd         Maximum allowed rise time 10/90%VDD         14         60         mA           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         72         28         % of clock cycle cycle           To         Data=0 pulse duration         72         28         % of clock cycle cycle           Typuts: ADDR0ADDR4.EX.IM         WIL         LOW level input voltage         -0.5         0.3 x VDD         V           Vil_x         LOW level input voltage         -0.5         0.3 x VDD         V           Vil_x         Hysteresis of	VDD	Internal supply voltage	3.15	3.3	3.45	V
Vil_sd         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_sd         HIGH level input voltage         0.75 x VDD         VDD + 0.5         V           Vhyst_sd         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           Vol.         LOW level sink current e0 .5V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         1         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle	Logic In Max	Pull Up Logic max safe input			VDD+.4	V
ViH_sd         HIGH level input voltage         0.75 x VDD         VDD + 0.5         V           Vhyst_sd         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           VoL         LOW level sink current @ 0.5V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Epu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle cycle cycle cycle of clock           To         Data=0 pulse duration         72         78         525         kHz           Tsynq         Sync pulse duration         72         78         60clock cycle cycle cycle cycle of clock cycle	SYNC/DATA Line (SD pin)					
Vhyst_sd         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           Vol.         LOW level sink current @ 0.5V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle cycle cycle           Tsynq         Sync pulse duration         22         28         % of clock cycle cycle           To         Data=0 pulse duration         22         28         % of clock cycle cycle           To         Data=0 pulse duration         22         28         % of clock cycle cycle           To         Do Data=0 pulse duration         22         28         % of clock cycle cycle           To         Duta=0 pulse duration         22         28         % of clock cycle cycle           To         Duta=0 pulse duration         22         28         % of clock cycle cycle	ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	V
Vol.         LOW level sink current @ 0.5V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle cycl	ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Tr_sd         Maximum allowed rise time 10/90%VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle cox cycle cycle cox	Vhyst_sd	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle cox cy	VoL	LOW level sink current @ 0.5V	14		60	mA
	Tr_sd	Maximum allowed rise time 10/90%VDD			300	ns
Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           T0         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDROADDRA, EN, IM           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         0.1 x VDD         0.3 x VDD         V           Power Good and OK Inputs/Outputs         V         10 x VDD         10 x VDD         V           Lup_CR         Pull-up current source input forced low PG         25         110         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           Vil_X         HIGH level input voltage         0.7 x VDD         VDP+0.5         V           Vil_X         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           Vil_CS <td< td=""><td>Cnode_sd</td><td>Added node capacitance</td><td></td><td>5</td><td>10</td><td>pF</td></td<>	Cnode_sd	Added node capacitance		5	10	pF
Tsynq         Sync pulse duration         22         28         % of clock cycle cycle           T0         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDROADDRA, EN, IM           ViL_X         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_X         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_X         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOhm         kOhm           Power Good and OK Inputs/Outputs           lup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_X         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_X         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_X         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           Iup_CS         Pull-up current source at VCS = 0V         0.84 <td< td=""><td>lpu_sd</td><td>Pull-up current source at Vsd=0V</td><td>0.3</td><td></td><td>1.0</td><td>mA</td></td<>	lpu_sd	Pull-up current source at Vsd=0V	0.3		1.0	mA
To Note 10 bata = 0 pulse duration         22 pulse d	Freq_sd	Clock frequency of external SD line	475		525	kHz
T0         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDR0ADDR4, EN, IM         V           Vil_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOhm         kOhm           Power Good and OK Inputs/Outputs           lup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         0.3 x VDD         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           Iup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           Vil_CS         HIGH level input voltage         -0.5         0	Tsynq	Sync pulse duration	22		28	
ViI_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOhm           Power Good and OK Inputs/Outputs           lup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           <	ТО	Data=0 pulse duration	72		78	% of clock
ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOhm           Power Good and OK Inputs/Outputs         Iup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           IoL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)         Iup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS	Inputs: ADDR0ADDR4, EN	N, IM				Ţ
Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOhm           Power Good and OK Inputs/Outputs           lup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           loL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD	ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOhm           Power Good and OK Inputs/Outputs           lup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_X         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_X         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_X         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           IoL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           Vil_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           IoL         LOW level sink current at 0.5V         14 <td>ViH_x</td> <td>HIGH level input voltage</td> <td>0.7 x VDD</td> <td></td> <td>VDD+0.5</td> <td>V</td>	ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Power Good and OK Inputs/Outputs           lup_PG         Pull-up current source input forced low PG         25         110         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           IoL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           IoL         LOW level sink current at 0.5V         14         60         mA	Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
lup_PGPull-up current source input forced low PG25110μAlup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.5 $0.3 \times VDD$ VViH_xHIGH level input voltage $0.7 \times VDD$ VDD+0.5VVhyst_xHysteresis of input Schmitt trigger $0.1 \times VDD$ $0.3 \times VDD$ VloLLOW level sink current at $0.5V$ 420mACurrent Share Bus (CS pin)lup_CSPull-up current source at VCS = 0V $0.84$ $3.1$ mAViL_CSLOW level input voltage $-0.5$ $0.3 \times VDD$ VViH_CSHIGH level input voltage $0.75 \times VDD$ VDD+0.5VVhyst_CSHysteresis of input Schmitt trigger $0.25 \times VDD$ $0.45 \times VDD$ VloLLOW level sink current at $0.5V$ 14 $60$ mA	RdnL_ADDR	External pull down resistance ADDRX forced low			10	kOhm
lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           loL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           loL         LOW level sink current at 0.5V         14         60         mA	Power Good and OK Inputs	/Outputs				
ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           loL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           loL         LOW level sink current at 0.5V         14         60         mA	lup_PG	Pull-up current source input forced low PG	25		110	μΑ
ViH_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           loL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           loL         LOW level sink current at 0.5V         14         60         mA	lup_OK	Pull-up current source input forced low OK	175		725	μΑ
Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           IoL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           Iup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           IoL         LOW level sink current at 0.5V         14         60         mA	ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
IoL         LOW level sink current at 0.5V         4         20         mA           Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           loL         LOW level sink current at 0.5V         14         60         mA	ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Current Share Bus (CS pin)           lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           Vil_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           loL         LOW level sink current at 0.5V         14         60         mA	Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
lup_CS         Pull-up current source at VCS = 0V         0.84         3.1         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         HIGH level input voltage         0.75 x VDD         VDD+0.5         V           Vhyst_CS         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           loL         LOW level sink current at 0.5V         14         60         mA	loL	LOW level sink current at 0.5V	4		20	mA
ViL_CS     LOW level input voltage     -0.5     0.3 x VDD     V       ViH_CS     HIGH level input voltage     0.75 x VDD     VDD+0.5     V       Vhyst_CS     Hysteresis of input Schmitt trigger     0.25 x VDD     0.45 x VDD     V       loL     LOW level sink current at 0.5V     14     60     mA	Current Share Bus (CS pin)					
ViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVloLLOW level sink current at 0.5V1460mA	lup_CS	Pull-up current source at VCS = 0V	0.84		3.1	mA
Vhyst_CS     Hysteresis of input Schmitt trigger     0.25 x VDD     0.45 x VDD     V       IoL     LOW level sink current at 0.5V     14     60     mA	ViL_CS	LOW level input voltage	-0.5		0.3 x VDD	V
loL LOW level sink current at 0.5V 14 60 mA	ViH_CS	HIGH level input voltage	0.75 x VDD		VDD+0.5	V
	Vhyst_CS	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
Tr_CS Maximum allowed rise time 10/90% VDD 100 ns	loL	LOW level sink current at 0.5V	14		60	mA
	Tr_CS	Maximum allowed rise time 10/90% VDD			100	ns



## 4. PIN ASSIGNMENTS AND DESCRIPTIONS

PIN NAME	PIN NUMBER	PIN TYPE	BUFFER TYPE	PIN DESCRIPTION	NOTES
NC	1			Not Used	No internal connection.
NC	2			Not Used	Leave floating
NC	3			Not Used	Leave floating
NC	4			Not Used	Leave floating
ADDR0	5	I	PU	dPOL Address Bit 0	Tie to PGND for 0 or leave floating for 1
ADDR1	6	I	PU	dPOL Address Bit 1	Tie to PGND for 0 or leave floating for 1
ADDR2	7	I	PU	dPOL Address Bit 2	Tie to PGND for 0 or leave floating for 1
ADDR3	8	I	PU	dPOL Address Bit 3	Tie to PGND for 0 or leave floating for 1
ADDR4	9	I	PU	dPOL Address Bit 4	Tie to PGND for 0 or leave floating for 1
CS	10	I/O	PU	Current Share	Connect to CS pins of other dPOLs connected in parallel. Leave floating if not on shared bus.
TRIM	11			Not Used	Leave floating
PG	12	I/O	PU	Power Good	Pin state reflected in Status Register.
SD	13	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
OK	14	I/O	PU	Fault/Status Condition	Connect to OK pin of the DPM and any other dPOLs of the same group.
EN	15			Connect to PGND	Connect to PGND
VREF	16		Α	Not Used	Nominally 2.5V. Leave floating
IM	17			Not Used	Leave floating
NC	18			Not Used	Leave floating
VOUT	19-23	Р		Output Voltage	
+VS	24	I	Α	Positive Voltage Sense	Connect to the positive point close to the load or VOUT
PGND	25-30	Р		Power Ground	
-VS	31	I	Α	Negative Voltage Sense	Connect to the negative point close to the desired sensing point or PGND
VIN	32-36	Р		Input Voltage	

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up



#### 5. TYPICAL PERFORMANCE CHARACTERISTICS

## **5.1 THERMAL DE-RATING CURVES**

Figure 1 Available output current vs. ambient air temperature and airflow rates for converter DP7007G mounted horizontally with air flowing from input to output, MOSFET temperature ≤ 120°C, Vin = 12 V, Vout = 5 V, and Fsw= 500KHz





Figure 2 Available output current vs. ambient air temperature and airflow rates for converter DP7007G mounted horizontally with air flowing from input to output, MOSFET temperature  $\leq$  120 °C, Vin = 12 V, Vout = 5 V, and Fsw= 1MHzw



## **5.2 EFFICIENCY CURVES**

Figure 3 Efficiency vs. Load. Vin=12V, Fsw=500kHz




Figure 4. Efficiency vs. Output Voltage, Iout=7A, Fsw=500kHz





Figure 5 Dissipation vs Voltage. lout=7A, Fsw=500kHz





## 6. PROGRAMMABLE FEATURES

Performance parameters of DP7007G dPOL converters are programmed by the system DPM over a self-clocking single wire bus as need. Each parameter is stored in FLASH memory in the DPM and loaded into volatile memory registers in the dPOL control chip detailed in Table 1. Setup registers 00h through 14h are programmed at the system power-up. When the input voltage is removed, the dPOL controller's default values are restored.

Table 1. DP7007G Memory Registers

CONFIGURATION REGISTERS								
Name	Register	Address						
PC1	Protection Configuration 1	0x00						
PC2	Protection Configuration 2	0x01						
PC3	Protection Configuration 3	0x02						
TC	Tracking Configuration	0x03						
INT	Interleave and Frequency Configuration	0x04						
DON	Turn-On Delay	0x05						
DOF	Turn-Off Delay	0x06						
VLC	Voltage Loop Configuration	0x07						
CLS	Current Limit Set-point	0x08						
DCL	Duty Cycle Limit	0x09						
PC4	Protection Configuration 4	0x0A						
V1H	Output Voltage Setpoint 1 (Low Byte)	0x0B						
V1L	Output Voltage Setpoint 1 (High Byte)	0x0C						
V2H	Output Voltage Setpoint 2 (Low Byte)	0x0D						
V2L	Output Voltage Setpoint 2 (High Byte)	0x0E						
V3H	Output Voltage Setpoint 3 (Low Byte)	0x0F						
V3L	Output Voltage Setpoint 3 (High Byte)	0x10						
CP	Controller Proportional Coefficient	0x11						
CI	Controller Integral Coefficient	0x12						
CD	Controller Derivative Coefficient	0x13						
B1	Controller Derivative Roll-Off Coefficient	0x14						
STATUS REGIS	TERS							
Name	Register	Address						
RUN	Run enable / status	0x15						
ST	Status	0x16						
MONITORING F	REGISTERS							
Name	Register	Address						
VOH	Output Voltage High Byte (Monitoring)	0x17						
VOL	Output Voltage Low Byte (Monitoring)	0x27						
IO	Output Current (Monitoring)	0x18						
TMP	Temperature (Monitoring)	0x19						

DP7007G converters can be programmed using the Graphical User Interface or directly via the I<sup>2</sup>C bus by using high and low level commands as described in the "DPM Programming Manual".

DP7007G parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the dPOL output is turned off.



## **6.1 OUTPUT VOLTAGE**

The output voltage can be programmed in the GUI Output Configuration window shown in the Figure 6 or directly via the I<sup>2</sup>C bus by writing into the VOS register shown in Figure 7.




Figure 6. Output Configuration Window

Note that the GUI shows the effect of setting PG, OV and UV limits as both values and graphical limit bars. Vertical hashed lines are error bars for the Overcurrent (OC) limit.

## 6.1.1 Output Voltage Setpoint

The output voltage programming range is from 0.7 V to 5.5 V. The resolution is constant across the range and is 2.5 mV. A Total of 3 registers are provided: one should be used for the normal setpoint voltage; the other two can be used to define a low/high margining voltage setpoint. Note that each register is 16bit wide and that the high byte needs always to be written / read first. The writing of the low byte triggers the refresh of the whole 16bit register (the high byte is written to a shadow register).

Unlike other configuration registers, the dPOL controller's VOS registers are dynamic. Changes to VOS values can be made while the output is enabled over the I<sup>2</sup>C bus through register bypass commands and the dPOL will change its output immediately.




Figure 7. Output Voltage Setpoint Register VOS

## 6.1.2 Output Voltage Margining

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the dPOL Configuration window or directly via the I<sup>2</sup>C bus using high level commands as described in the "DM7300 Digital Power Manager Programming Manual".

In order to properly margin dPOLs that are connected in parallel, the dPOLs must be members of one of the Parallel Buses. Refer to the GUI System Configuration Window shown in Figure 46.



## 6.1.3 Output Load Regulation Control

Load Regulation provides for dynamic output voltage change proportional to load current. This feature helps to improve step load response by changing the VI characteristic slope at the point of regulation. This parameter can be programmed in the GUI Output Configuration window shown in Figure 6 or directly via the I<sup>2</sup>C bus. In the DP7007G Load Regulation can be set to one of eight values: 0, 1.12, 2.23, 3.25, 4.47, 5.59, 6.7, or 7.82 mv/A.





Figure 8 Optimal Voltage Positioning Concept

Figure 9 shows a DP7007G dPOL with 0 mv/A (load current) regulation setting. Alternating high and low output load currents causes large transients in Vout to appear with each change.







Figure 10 Transient response with Regulation set to 2.23mV/A.



As the Load Regulation parameter is increased, step offsets in output voltage begin to appear, as shown in Figure 10.



## **6.2 SEQUENCING AND TRACKING**

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the dPOL Configure Sequencing window shown in Figure 11 or directly via the I<sup>2</sup>C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 12, Figure 14, and Figure 15.




Figure 11 dPOL Configure Sequencing Window

## 6.2.1 Turn-On Delay

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.





Figure 12. Turn-On Delay Register DON

## 6.2.2 Turn-Off Delay

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 13.



Figure 13 Relationship between Turn-Off Delay and Falling Slew Rate



As it can be seen from the figure, the internally calculated delay  $T_D$  is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F},$$

For proper operation  $T_D$  shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.

If the falling slew rate control is not utilized, the turn-off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

DOF: Turn-Off Delay Configuration Address: 0x06 U R/W-0 R/W-0 R/W-1 R/W-0 R/W-1 R/W-1 DOF5 DOF4 DOF3 DOF<sub>2</sub> DOF1 DOF0 Bit 7 Bit 0 Bit 7:6 Unimplemented: read as '0' DOF[5:0]: Turn-Off delay in ms 0x00 = 0ms0x01 = 1msBit 5:0 0x0B = 11ms (default) 0x3F = 63ms

Figure 14 Turn-Off Delay Register DOF

## 6.3 TURN-ON/OFF CONTROL

Once delays are accounted for, turn-on and turn-off characteristics are simply a function of slew rates, which are selectable.

## 6.3.1 Rising and Falling Slew Rates

Output voltage ramp up (and down) control is accomplished by programming the rising and falling slew rates of the output voltage, supported in the GUI as shown in Figure 11, which is implemented by the DPM through writing data to the TC register, Figure 15. To achieve programmed slew rates, the output voltage is being changed in 10mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0 V output with a slew rate of 0.5V/ms will require 100 steps duration of 20 µs each. Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all dPOLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be

seen in Figure 16 and Figure 21.


During the turn on process, a dPOL not only delivers current required by the load (I<sub>LOAD</sub>), but also charges the load capacitance. The charging current can be determined from the equation:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, C<sub>LOAD</sub> is load capacitance, dV<sub>R</sub>/dt is rising voltage slew rate, and I<sub>CHG</sub> is charging current.



Figure 15 Tracking Configuration Register TC



When selecting the rising slew rate, a user needs to ensure that

$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where  $I_{OCP}$  is the overcurrent protection threshold of the dPOL. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this,  $dV_R/dt$  and the overcurrent protection threshold should be programmed to meet the condition above.

## **6.3.2** Delay and Slew Rate Combination

The effect of setting slew rates and turn on/off delays is illustrated in the following sets of figures.

Figure 16 Tracking Turn-On. Rising Slew Rate is programmed at 0.5V/ms for each output.




Figure 17 Turn-On with Different Rising Slew Rates. Rising Slew Rates are V1-1V/ms, V2-0.5V/ms, V3-0.2V/ms.






Figure 18 Sequenced Turn-On. Rising Slew Rate is programmed at 1V/ms. V2 Delay is 2ms, V3 delay is 4ms.





Figure 19. Two outputs delayed 5ms. All slew rates at 0.5V/ms.



## 6.3.2.1 Pre-Bias

In some applications, current leaking from a powered circuit to an unpowered bus, typically through ESD protection diodes, will accumulate charge on the unpowered bus filter capacitors. The d-pwer® controller in the DP7007G holds off turn on its output until the desired ramp up point crosses any pre-bias point, as seen in Figure 20.

Figure 20. Turn On into Prebiased Load. V3 is Prebiased by V2 via a Diode.




Figure 20 was captured with an actual system where a diode was added to pre-bias a 1.5 V bus from a 1.85 V bus in order to simulate the effect of current leakage through protection circuits of unpowered logic connected to powered logic outputs (a common source of pre-bias in power systems).



#### **6.4 TURN-OFF CHARACTERISTICS**

Turn of captures show that combining turn off delays and ramp rates. Note that while turnoff delays have a lower upper time limit as compared to turn on delays, all ramp down rates are available independently to turn on and off.

Figure 21 Tracking Turn-Off. Falling Slew Rate is Programmed at 0.5V/ms.





Figure 22 Turn-Off with Tracking and Sequencing. Falling Slew Rate is Programmed at 0.5V/ms.



## 6.5 FAULTS, ERRORS AND WARNINGS

All dPOL series converters have a comprehensive set of programmable fault and error protection functions that can be classified into three groups based on their effect on system operation: warnings, faults, and errors. These are *warnings*, *errors* and *faults*. Warnings include Thermal (Overtemperature limit near) and Power Good (a warning in a negative sense.)

Faults in DP7xxx and DP8xxx series dPOLs include overcurrent protection, overvoltage, overtemperature and tracking failure detection. Errors include only undervoltage. Control of responses to Faults and Errors are distributed between different dPOL registers and are configurable in the GUI.

Thresholds of overcurrent, over- and undervoltage detection, and Power Good limits can be programmed in the GUI Output Configuration window (Figure 6) or directly via the I<sup>2</sup>C bus by writing into the PC2 registers shown in Figure 23.

PC2: Protection Configuration Register 2 1) Address: 0x01 U R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-0 U **PGHL PGLL** OVPL1 OVPL0 UVPL1 UVPL0 Bit 0 Bit 7 Bit7:6 Unimplemented: read as '0' PGHL: Power Good High Level Bit 5 1 = 105% of Vo 0 = 110% of Vo (default) PGLL: Power Good Low Level Bit 4 1 = 95% of Vo 0 = 90% of Vo (default) **OVPL**: Over Voltage Protection Level 00 = 110% of Vo Bit 3:2 01 = 120% of Vo 10 = 130% of Vo (default) 11 = 130% of Vo UVPL: Under Voltage Protection Level 00 = 75% of Vo (default) Bit 1:0 01 = 80% of Vo 10 = 85% of Vo 11 = 90% of Vo 1) This register can only be written when PWM is not active (RUN[RUN] is '0')

Figure 23 Protection Configuration Register PC2



Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

Overcurrent limits are set either in the GUI POL Output configuration dialog or in the dPOL's CLS register as shown in Figure 24. Note that the CLS register includes bits which control the Regulation option settings. When writing into this register be careful to not change Regulation by accident.

CLS: Current Limit Setting Address: 0x08 R/W-0 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-1 R/W-1 LR2 LR0 TCE CL3 CL2 CL<sub>1</sub> CL<sub>0</sub> Bit 7 Bit 0 LR[2:0]: Load Regulation setting  $0 = 0 \text{ V/A/}\Omega \text{ (default)}$  $1 = 0.39 \text{ V/A/}\Omega$  $2 = 0.78 \text{ V/A/}\Omega$ Bit 7:5  $3 = 1.18 \text{ V/A/}\Omega$  $4 = 1.57 \text{ V/A/}\Omega$  $5 = 1.96 \text{ V/A/}\Omega$  $6 = 2.35 \text{ V/A/}\Omega$  $7 = 2.75 \text{ V/A/}\Omega$ TCE: Temperature Compensation for Current Limitation Enable Bit 4 0 = disabled1 = enabled (default) CLS[3:0]: Current Limit set-point when Vo Stationary or Falling 0x0 = 37%0x1 = 47%Bit 3:0 0xB = 140% (default) values higher than 0xB are translated to 0xB (140%)

Figure 24 Current Limit Setpoint Register CLS

#### 6.5.1 Warnings

This group includes Overtemperature Warning and Power Good Signal. Warnings do not turn off dPOLs but rather generate signals that can be transmitted to a host controller via the I<sup>2</sup>C bus.

#### **6.5.1.1 Overtemperature Warning**

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the TW bit of the status register ST. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

#### 6.5.1.2 Power Good

Power Good (PG) is an open collector output with a weak constant current pull-up that is pulled low if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is programmable at 105 or 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

Power Good protection is only enabled after the output voltage reaches its steady state level. A programmable delay can be set between 0 and 150ms to delay the release of the PG pin after the voltage has reached the steady state level (see Figure 11). This allows using the PG pin to reset load circuits properly. Power Good protection remains active during margining voltage transitions. The threshold will vary proportionally to the voltage change (see Figure 25).

The Power Good Warning pulls the PG pin low and changes the PG bit of the status register ST to 0. When the output voltage returns within the Power Good window, the PG pin is released high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

At turn-off the PG pin can be programmed to either be pulled low immediately following the turn-off command, or then when the voltage actually starts to ramp down (Reset vs. Power Good functionality in Figure 11).

**NOTE:** To retrieve status information, Status Monitoring in the GUI DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each dPOL on a continuous basis.



#### 6.5.2 Faults

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the dPOL.

#### **6.5.2.1 Overcurrent Protection**

Overcurrent protection is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the POL control chip asserts an OC fault. The dPOL sets the OC bit in the register ST to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

Current sensing is across the dPOLs choke. To compensate for copper winding  $T_{\text{C}}$ , compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the dPOL Configure Output window or directly via the I<sup>2</sup>C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

## 6.5.2.2 Undervoltage Protection

The undervoltage protection is set as a percent of Vout. It is active during steady state operation of the dPOL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the dPOL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

#### **6.5.2.3 Overtemperature Protection**

Overtemperature protection is active whenever the dPOL is powered up. If temperature of the controller exceeds 130°C, the OT fault is generated, dPOL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

If non-latching OTP is programmed, the dPOL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 120°C.

## 6.5.2.4 Tracking Protection

Ramp up and down operations are under control by the dPOL. Tracking protection, however, is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.

When the tracking protection is enabled, the dPOL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the dPOL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the dPOL Configure Fault window or directly via the I2C bus by writing into the PC1 register.

## 6.5.3 Faults and Margining

As noted earlier, UV and OV protection settings are a percentage of Vout. As Vout ramps between nominal, low or high margin values, UVP and OVP limits adjust accordingly. This is illustrated in Figure 25. The middle plot of Vo (Vout) level is the result of a Low Margining command. Note that Tracking is not re-enabled during changes to Vout from margining commands. It shuts off when PG is asserted.






Figure 25. Protection Enable Conditions

#### **6.5.4** Errors

This protection group includes only overvoltage protection.

## 6.5.4.1 Overvoltage Protection

The overvoltage protection is set as a percentage of Vout. It is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the dPOL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation. The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 0.5 V. Also the OV threshold will always be at least 0.25 V above the setpoint.

## 6.5.5 Fault and Error Latching

The user has the option of setting up any protection option as either latching/non-latching and propagating or non-propagating. Propagation and Latching for each dPOL is set in the GUI (Figure 26) or directly via the I<sup>2</sup>C by writing into the PC1 register shown in Figure 27.




Figure 26. GUI dPOL Fault Latching and Propagation Option Window

If the non-latching protection is selected, a dPOL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings.

If the latching type is selected, a dPOL will turn off and stay off. The dPOL can be turned on after 130 ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.



Figure 27 Protection Configuration Register PC1

PC1: Protection Configuration Register 1										
Address:										
R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1			
TRE	PVE	TRC	OTC	OCC	UVC	OVC	PVC			
Bit 7							Bit 0			
	TDE. Tro	TRE: Tracking fault enable								
Bit 7	1 = enabl	0	enable							
DIL /	0 = disab									
		ise voltage	orror anah	lo						
Bit 6	1 = enabl	•	enoi enab	ie						
Dit 0	0 = disab									
			Protection	Configura	tion					
Bit 5	1 = latchi	•	1 TOLCCLIOI	Oornigura	LIOIT					
Bit 0	0 = non-la	U								
			ture Protec	ction Confid	guration					
Bit 4	1 = latchi				J					
	0 = non-la	U								
	OCC: Ov	er Current	Protection	Configurati	ion					
Bit 3	1 = latchi	ng		Ü						
	0 = non-	latching								
	UVC: Und	der Voltage	Protection	n Configura	tion					
Bit 2	1 = latchi	ng								
	0 = non-	latching								
			Protection	Configurati	on					
Bit 1	1 = latchi	•								
	0 = non-	•								
		0	Protection	n Configura	tion					
Bit 0	1 = latchi	U								
	0 = non-	latching								

#### 6.5.6 Fault and Error Turn Off Control

In the GUI dPOL Fault dialog is a column of spin controls which set the Turn-Off style OT, UV and OV events. The choices are defined as:

**Sequenced**: Outputs shut down according to ramp down rate control settings. This is the method used when a dPOL is told to do a normal, controlled shut down.


Critical: Both high side and low side switches of the dPOL are turned off instantly

**Emergency**: The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads

#### 6.5.7 Fault and Error Status

Status of dPOL protection logic is stored in the dPOL's ST register shown in Figure 28. When Status monitoring is enabled for a group, the DPM will read this register and make the information available for uses such as GUI Monitor display.

Figure 28. Protection Status Register ST





#### 6.5.8 Fault and Error Propagation

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one dPOL can be programmed to turn off other dPOLs and devices in the system, even if they are not directly affected by the fault

#### 6.5.8.1 Fault Propagation

When propagation is enabled, the faulty dPOL pulls its OK pin low. This signals to the DPM and any other dPOL connected to that signal, that the dPOL has a Fault or Error condition. A low OK line initiates turn-off of other dPOLs connected to the same OK line with the same turn-off behavior as the faulty dPOL. The turn-off type is encoded into the OK line when it transitions from high to low.

## 6.5.8.2 Grouping of dPOLs

d-pwer® dPOLs can be arranged in groups of up to 4, 8, 16 or 32 dPOLs (depending upon the DPM model used). Membership in a group is set in the GUI in the **DPM / Configure / Devices** dialog, and implemented in hardware by connecting the OK pins of each dPOL in the group to the matching OK input on the DPM.

In order for a particular Fault or Error to propagate through the OK line to other groups, Propagation needs to be checked in the GUI dPOL **Configure / Fault** Management Window shown in Figure 29.




Figure 29 DPM Configure Faults Window

Note that the turn-off type of the fault as it propagates through the DPM will remain unchanged. Propagation options for dPOLs can be read or set in the dPOL PC3 register shown in Figure 30.




Figure 30 Protection Configuration Register PC3



#### 6.5.9 Front End and Crowbar

If an error is propagated to at least the Group level, the DPM can also be configured to generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and to trigger an optional crowbar protection to accelerate removal of the IBV voltage.

## 6.5.10 Propagation Examples

Understanding Fault and Error propagation is easier with the following examples.

The First example is of of non-propagation from a dPOL, as shown in Figure 31. An undervoltage error shuts down the Vo, but since propagation was not enabled, OK-A is not pulled down and Vo2 stays up.

Figure 31. No Group Fault Propagation




Figure 32. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching. Ch1 – Vo1, Ch2 – Vo2 (Group A), Ch3 – Vo3 (Group B) Vo4 not shown.




Figure 32 shows a scope capture an actual system when undervoltage error detection is set to not propagate.

In this example, the dPOL connected to scope Ch 1 encounters the undervoltage fault after turn-on. Because fault propagation is not enabled for this dPOL, it alone turns off and generates the UV fault signal. Because a UV fault triggers the sequenced turn-off, the dPOL meets its turn-off delay and falling slew rate settings during the turn-off process as shown in the trace for Ch1. Since the UV fault is programmed to be non-latching, the dPOL will attempt to restart every 130 ms, repeating the process described above until the condition causing the undervoltage is removed. The 130 ms hiccup interval is guaranteed regardless of the turn-off delay setting.

The next example is intra-group propagation, the dPOL propagates its fault or error events. Here fault propagation between dPOLs is enabled.

In Figure 33 the dPOL powering output Vo1 again encounters an undervoltage error. It pulls its OK line low. Since the dPOL powering output Vo2 (Ch3 in the picture) belongs to the same group (A in this case), pulling down OK-A tells that dPOL to execute a regular turn-off.

Figure 33 Intra Group Fault Propagation





Figure 34. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching and Propagate From Group C to Group A. Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A)







Since both Vo1 and Vo2 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 34 until the condition causing the undervoltage is removed.

Note that the dPOL powering the output Vo2 (Ch3) actually reaches its voltage set point before the error in Vo1 is detected.

The turn-off type of a dPOL fault/error as propagated by the faulty dPOL via the OK line is propagated through the DPM to other dPOLs connected to other Groups (per configuration in Figure 29) through its connection to their OK line or lines.

This behavior assures that all dPOLs configured to be affected through Group linkages will switch off with the same turn-off type.

## **6.5.11 Protection Summary**

A summary of protection support, their parameters and features are shown in Table 2.

**TURN LOW SIDE** CODE NAME **TYPE WHEN ACTIVE PROPAGATION DISABLE OFF SWITCH** TW Temperature Warning Warning Whenever VIN is applied No N/A Status Bit No PG Power Good Warning During steady state No N/A PG No TR Tracking Fault During ramp up Fast Off Critical Yes OT Overtemperature Fault Whenever VIN is applied Regular Off Sequenced or Critical No OC Overcurrent Fault Fast Off Critical No When Vour exceeds prebias U۷ Undervoltage Fault During steady state Regular Off Sequenced or Critical No OV Critical or Emergency Overvoltage Error When Vour exceeds prebias Fast On No

Table 2. Summary of Protection Parameters and Features

## 6.6 OK FAULT AND ERROR CODING

d-pwer® dPOLs have an additional functionality added to the OK line signal. The OK line is used to propagate and receive information from other devices in the power system belonging to the same group as to the kind of turn-off procedure a device has initiated because of a fault.

Figure 35 shows the three types of OK encoding. The bubbles show when the SD and OK line logic levels are sampled by dPOL and DPM logic.




Figure 35. OK Severity Encoding Waveforms

Note that the OK line state changes are always executed by dPOLs at the negative edge of the SD line.

The chart shows shut down response types as the user can select the kind of response desired for each type of Fault or Error (within the limits of choice provided for each type of Fault or Error). All dPOL devices in the same Group are expected to trigger the same turn-off procedure in order to maintain overall tracking of output voltages in the system. And when fault propagation is set to go from one group to another, the encoding is passed along un-changed.

#### 6.7 SWITCHING AND COMPENSATION

d-pwer® dPOLs utilize the digital PWM controller. The controller enables users to program performance parameters, such as switching frequency, interleave, duty cycle, PWM limiting and feedback loop compensation.



## 6.7.1 Switching Frequency

The switching frequency of the DP7007G can be programmed to either 500 KHz or 1MHz in the GUI PWM Controller window shown in Figure 36 or directly via the I<sup>2</sup>C bus by writing into the INT register shown in Figure 37. Note that the content of the register can be changed only when the dPOL is turned off.

Each dPOL is equipped with a PLL that locks to the 500 KHz SD signal which is generated by the DPM. This sets up for switching actions to be synchronous to the falling edge of SD by all dPOLs, which are thereby kept coordinated to each other.

Although synchronized to SD, switching frequency selection is independent for each dPOL, with the exception of shared load bus groups, where dPOLs attached to a shared load bus are forced to use the same frequency by the GUI.




Figure 36. PWM Controller Window

In some applications, switching at higher frequencies is desirable even though efficiency is lower, because it allows for better transient response or lower application system noise.

#### 6.7.2 Interleave Selection

Within the same PWM dialog is the switching Interleave control. Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and the start of each dPOL PWM cycle. This parameter can be programmed in the dPOL Controller Configure Compensation window or directly via the I<sup>2</sup>C bus by writing into the INT register in 22.5° steps.




Figure 37 Interleave Configuration Register INT



## 6.7.3 Interleave and Input Bus Noise

When a dPOL turns on its high side switch there is an inrush of current. If no interleave is programmed, inrush current spikes from all dPOLs in the system reflect back into the input source at the same time, adding together as shown in Figure 38.

Figure 38. Input Voltage Noise, No Interleave

Tek Stop

A: 1.20mV

©: 22.0mV

A: 1.00µs

©: -296ns

Ch4 Pk-Pk
52.4mV

Ch4 RMS
11.3mV

**11** 37.80 %

Figure 39 shows the input voltage noise of the three-output system with programmed interleave. Instead of all three dPOLs switching at the same time as in the previous example, the switching cycle of dPOLs V1, V2, and V3 start at 67.5°, 180°, and 303.75° of phase delay, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction.

## 6.7.4 Interleave and Current Sharing Noise

Similar noise reduction can be achieved on the output of dPOLs connected in parallel. Figure 40 and Figure 41 show the output noise of two dPOLs connected in parallel without and with a 180° interleave, respectively. Resulting noise reduction is more than 2 times and is equivalent to doubling switching frequency or adding extra capacitance on the output of the dPOLs.

Figure 40. Output Voltage Noise, Full Load, No Interleave





Figure 41. Output Voltage Noise, Full Load, 180° Interleave



## 6.7.5 Duty Cycle Limit

The DP7007G is a step-down converter therefore  $V_{\text{OUT}}$  is always less than  $V_{\text{IN}}$ . The relationship between the two parameters is characterized by the duty cycle and can be estimated from the following equation:

$$DC = \frac{V_{OUT}}{V_{IN.MIN}} ,$$



Where, DC is the duty cycle, Vout is the required maximum output voltage (including margining), VIN.MIN is the minimum input voltage.

The dPOL controller sets PWM duty cycle higher or lower than the above to compensate for drive train losses or to pull excess charge out of the output filter to keep the output voltage where it is supposed to be.

A side effect of PWM duty cycle is it also sets the rate of change of current into the output filter. A high limit helps deal with transients. However, if this is too high, an overcurrent alarm can be tripped. Thus DC limiting must be a compromise between supplying drive train losses and avoiding nuisance trips from transient load responses.

The duty cycle limit can be programmed in the GUI PWM Controller window Figure 36 or directly via the I<sup>2</sup>C bus by writing into the DCL register shown in Figure 42. The GUI will supply its own estimate of the best DC limit if the Propose button is clicked.




Figure 42 Duty Cycle Limit Register

## 6.7.6 Feedback Loop Compensation

Programming feedback loop compensation allows optimizing dPOL performance for various application conditions. For example, increase in bandwidth can significantly improve dynamic response.

The dPOL implements a programmable PID (Proportional, Integral, and Derivative) digital controller to shape the open loop transfer function for desired bandwidth and phase/gain margin.

Feedback loop compensation can be programmed in the GUI PWM Controller window by setting Kr (Proportional), Ti (Integral), Td (Derivative), and Tv (Derivative roll-off) parameters or directly writing into the respective registers (CP, CI, CD, B1). Note that the coefficient Kr and the timing parameters (Ti, Td, Tv) displayed in the GUI do not map directly to the register values. It is therefore strongly recommended to use only the GUI to set the compensation values.

The GUI offers 3 ways to compensate the feedback loop:

**Auto-Compensation**: The GUI will calculate compensation settings from either information entered as to output capacitors in the application circuit, or, if the SysID function has been run, the frequency response measured through the SysID function in the target dPOL. This method is usually sufficient, but is sensitive to accurate accounting of capacitor values and esr. The GUI displays the results of running Auto-Compensation as a set of graphs and compensation values.

**Manual Compensation**: The GUI supports manually adjusting feedback compensation parameters. As the parameters are changed the GUI recalculates expected frequency and phase performance.

**System Identification (SysID) and Auto-Compensation**: Hardware built into the dPOL controller that injects pseudo random bit sequence (PRBS) noise into PWM calculations and observes the response of the output voltage. The GUI collects this data and calculates actual system frequency response. Having frequency response data allows the Auto-Compensation function to have a better idea of actual output filter characteristics when it calculates feedback coefficients.

Using noise to plumb the output filter requires current values for compensation be good enough that injected signal can be extracted from system noise and the added noise does not trip a fault or error response. A moderately workable solution for compensation must be obtained by calculating from assumed system component values before invoking SysID.



#### **6.8 TRANSIENT RESPONSE**

The following figures show the deviation of the output voltage in response to alternating 25 and 75 % step loads applied at  $2.5A/\mu s$ . The dPOL converter is switching at 500KHz and has  $10 \times 22\mu F$  ceramic capacitors connected across the output pins. Bandwidth of the feedback loop was optimized for slightly overdamped response.

Figure 43. Transient Response with Regulation set to 0.0 mV/A.





Figure 44. Transient Response with Regulation set to 3.72 mV/A



As noted earlier, increasing the Load Regulation parameter provides load dependant dynamic load positioning. This shows up in Figure 44.

## **6.9 LOAD CURRENT SHARING**

The DP7007G is equipped with a patented active digital current share function. Setting up for current sharing requires both hardware and software configuration actions.

To set up for the current sharing, interconnect the CS pins of the dPOLs that are to share the load in parallel. This pulse width modulated digital signal drives the output currents of all dPOLs to approximately the same level (the dominant, or master dPOL will tend to carry slightly more of the load than the others).

In addition to the CS interconnection, the DPM must be informed of the sharing configuration. This is done in the **DPM / Configure / Devices** window shown in Figure 46. Just to the right of each dPOL address, set the spin control to one of 10 possible sharing busses (the number is an accounting aid for firmware.)

The GUI automatically copies common parameters changed in one dPOL's setup information into all dPOLs connected to the parallel bus. Some parameters, such as load sharing, must be set independently.

#### 6.9.1 CS and Regulation

Load Regulation is an important part of setting up two or more dPOLs to share load. The dPOL designated the "master" should have a lower Load Regulation setting than the other dPOL(s) connected to its sharing bus.

In operation, the negative CS duty cycle in each dPOL is proportional to the unit's load current. As the loading goes up, the negative period gets wider. A dPOL which sees CS duty greater than its internally calculated value will increase its output voltage to increase its load share.

Non-zero regulation, on the other hand, tends to lower output voltage as loading increases. It also tends to retard the calculated CS period. The effect of these two actions, regulation and CS tracking, cause the dPOL or dPOLS with higher regulation values to track the loading of the dPOL with a lower regulation value. The Load Regulation setting insures the master will carry a slightly higher share of the common load.

Load Regulation is set in the **Device / Configure / Output** dialog as noted earlier. Best sharing is done when the slave devices have two to three steps higher Load Regulation values. Less and sharing is slightly unstable (ripple noise increases), more regulation and sharing becomes much less equal. Note that the GUI does not automatically bump up regulation for dPOLs attached to the same regulation bus. This must be done by hand. Also, it is recommended that the dPOL closest to the biggest load element on the shared output bus be set up to act as the group's master.



#### 6.9.2 CS and Interleave

Since shared busses tend to have relatively high currents, interleaving switching of shared bus dPOLs is generally desirable. The lowest noise generation is usually achieved when shared bus dPOL interleave phasing is set to approximately equally spaced intervals.

#### 6.10 MONITORING

Along with status information, dPOL converters can monitor their own performance parameters such as output voltage, output current, and temperature.

The output voltage is measured at the output sense pins, output current is measured using the ESR of the output inductor and temperature is measured by the thermal sensor built into the controller IC. Output current readings are adjusted based on temperature readings to compensate for the change of ESR of the inductor with temperature.

A 12-Bit Analog to Digital Converter (ADC) converts the output voltage, output current, and temperature into a digital signal to be transmitted via the serial interface (12Bits for the Voltage, 8 Bits for the Current and Temperature).

Monitored parameters are stored in registers (VOM, IOM, and TMON) that are continuously updated in the DPM at a fixed refresh rate of 1sec. These monitoring values can be accessed via the I<sup>2</sup>C interface with high and low level commands as described in the "DPM Programming Manual".

Shown in Figure 45 is a capture of the GUI System Monitor while operating the ZM7300 Evaluation board.

#### 6.10.1 In System Monitoring

In system parametric and status monitoring is implemented through the I<sup>2</sup>C interface. The appropriate protocols are covered in the ZM7300 DPM Programming Manual. The GUI uses the published commands.

In writing software for I<sup>2</sup>C bus transactions, it is important to note that I<sup>2</sup>C responses are lower in priority in DPM operation than SD bus transactions. If an I<sup>2</sup>C transaction overlaps an SD bus transaction, the DPM will put the I<sup>2</sup>C bus on "hold" until it completes its SD activity. The GUI is aware of this and such delays are transparent.

When directly polling dPOLs for information, setting I<sup>2</sup>C bus timeouts too low can cause hangups where the DPM is waiting for the I<sup>2</sup>C master to complete a transaction and the master has timed out. To avoid such timeout related problems, set I<sup>2</sup>C interface timeout to greater than the time required for polling all dPOLs, or 150 ms (whichever is greater). See the programming manual referenced above for the equation used to calculated worst case polling duration.




Figure 45. DPM Monitoring Window



#### 7. ADDING DPOLS INTO A SYSTEM

dPOL converters are added to a d-pwer® system through the DPM Configuration/Devices dialog. Clicking on an empty address location brings up a menu which allows specifying which dPOL type is needed. Figure 46 below is an example of a typical d-pwer® system.

Note that Auto-On, P-Monitor and S-Monitor options are only configurable by Group, and not by individual dPOL configuration. These options affect only DPM behavior. Enabling them does not burden a dPOL.

Auto-On sets a group to turn on once all IBV power is available and dPOLs are configured.

**P-Monitor** enables periodic query of Vout, lout and Temp values from each dPOL in the group where it is enabled (dPOLs will always measure these parameters in an ongoing basis even if Vout is not enabled.

**S-Monitor** enables periodic query of dPOL Status. While a DPM will always be able to detect a low OK condition, it requires this option enabled for Monitor function to query status registers.




Figure 46 Evaluation Board Configuration showing Current Share Bus Assignment

#### 8. TESTING FAULT AND ERROR RESPONSE

Included in the architecture of d-pwer® dPOLs is a mechanism for simulating errors and faults. This allows the designer to test their response configuration without actually needing to induce the fault.

The Bel Power Solution GUI supports this feature in the Monitor window when monitoring is active (See Figure 47). When monitoring is off, the Fault Injection control boxes are disabled and grayed out.






Figure 47. Fault Injection Controls In Monitor Window

Fault injection into a dPOL requires selecting that dPOL in the POL status dialog in the left column of the Monitoring dialog window. As long as the checkbox is checked, the fault trigger is present in the dPOL. An injected fault is handle by the dPOL in the same fashion as an actual fault. It therefore gets propagated to the other dPOLs / Groups and shuts down in the programmed way the dPOL/Group/System as programmed for that fault.




Figure 48 Example Overtemp Fault Injection in the GUI



In Figure 48 we see the effects of injecting an Overtemp (OT) fault. Note that dPOL-0 shows an OT fault. dPOL-0 and -1 are in the same Group and fault propagation for the dPOL is to propagate to the group. dPOL -4 and above are in Groups B and C. Propagation is not enabled from Group A to B.

The OT fault shows up as an orange indicator in the dPOL and RUN status LEDs. Group LEDs show yellow, indicating all of the members of the group have shut down.

Fault recovery depends whether the fault is a latching or non-latching fault:

A non latching fault is cleared by unchecking the checkbox (clears the fault trigger). The dPOL will re-start after the 130ms time out of non-latching faults (hiccup time) (Group and System follows restart).

Latching faults clear in one of two ways. The first method is to clear the fault trigger (uncheck the checkbox) (note: the dPOL remains off since the fault is latching).

Alternately, a latched fault can be cleared by toggling the EN pin or by commanding the dPOL to turn-off and turn-off again via the GUI interface (obviously more convenient). Therefore, once the fault trigger is cleared, click the "Off" button of the dPOL or Group (clears the fault, status LEDs turn back to green) and then the "On" button of the dPOL or Group to re-enable it.

## 9. APPLICATION

Shown in Figure 49 is a block diagram of a multiple dPOL power system. The key interconnections needed between the DPM and the dPOLs are Intermediate Voltage Bus (IBV), SD, OK (A - D), and, between the first two dPOLs which share a bus load, their CS connections. Each dPOL has its own output bulk filter capacitors. This illustrates how simple a dPOL based system is to implement in hardware. SD provides synchronization of all dPOLs as well as communication. PG, not shown, is optional, though this is usually used with auxiliary power supplies that are not digitally controlled.




Figure 49. Multi-dPOL Power System Diagram

Shown in Figure 50 is a more detailed schematic of a typical application using a DM7300 series Digital Power Manager (DPM) and at least one DP7007G point-of-load converter (dPOL). Additional d-pwer® series dPOLs may be connected (Note SD and OK dashed lines "TO OTHER dPOLS"). As noted earlier, OK connections are determined by which group a given dPOL is assigned to in the user's application.

In this case the DP7007G is connected to OK-A. Shown connected to the dP7007G OK pin is an optional low value resistor helpful in some cases for fault isolation.

The type, value, and the number of output capacitors shown in the schematic are required to meet the specifications published in the data sheet. However, all d-pwer® dPOLs are fully operational with different configurations of output capacitors. The supervisory



reset circuit in the above diagram, U2, is recommended for systems where the 3.3V supply to the DPM does not turn on faster than 0.5 V/ms.

The DPM does require some passive components which are located close to that part but not shown in the diagram above.

**Note:** The DP7007G is footprint compatible with the ZY7007—No change in PCB is needed to upgrade to d-pwer® parts. However, configuration data must be altered through the Bel Power Solutions I<sup>2</sup>C GUI and programmed into the DPM. When upgrading to d-pwer®, *mixing ZY and DP series devices is not recommended. All parts must be upgraded.* 




Figure 50. Typical Application with Digital Power Manager and I2C Interface

#### 10. SAFETY

The DP7007G dPOL converters **do not provide isolation** from input to output. The input devices powering DP7007G must provide relevant isolation requirements according to all IEC60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL60950 - CSA60950-00 and EN60950, although specific applications may have other or additional requirements.

The DP7007G dPOL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on <a href="https://www.belpowersolutions.com">www.belpowersolutions.com</a> for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without opening. The fuse must not be placed in the grounded input line.

Abnormal and component failure tests were conducted with the dPOL input protected by a fast-acting 65 V, 15 A, fuse. If a fuse rated greater than 15 A is used, additional testing may be required.

In order for the output of the DP7007G dPOL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC60950 based standards, the input to the dPOL needs to be supplied by an isolated secondary source providing a SELV also.




## 11. ENVIRONMENTAL

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Ambient Temperature Range		-40		85	°C
Storage Temperature (Ts)		-55		125	°C
MTBF	Calculated Per Telcordia Technologies SR-332	6.24			MHrs
Peak Reflow Temperature	DP7007G		245	260	°C
Lead Plating	DP7007G		100% Matte Tin		
Moisture Sensitivity Level	DP7007G		3		

## 12. MECHANICAL DRAWINGS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
	Width	21.9	22.2	22.5	
Dimensions	Height	12.2	12.5	12.8	mm
	Depth	6.2	6.5	6.8	
Weight			8		g

Figure 51. Top (Left) and Bottom Views








Figure 53. Tape and Reel




Figure 54. Recommended PCB Pad Sizes







Figure 55. Recommended PCB Layout for Multilayer PCBs



Recommended via diameter is 0.45mm Barrel wall plating of > 25um Pitch <1.00mm

Note: I<sup>2</sup>C is a trademark of Philips Corporation.

## For more information on these products consult: tech.support@psbel.com

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

